1. Introduction {#sec1}
===============

Current-mode circuit design using current conveyor has received a considerable attention owning to its potential advantages such as wider dynamic range, greater linearity, wide bandwidth, simple circuitry, and low power consumption \[[@B18]\]. Considering these advantages of current conveyor, recently several current mode first-order all-pass filters employing different types of current conveyor such as second-generation current conveyor \[[@B5]--[@B14]\], four terminal floating nullor \[[@B4]\], third-generation current conveyor \[[@B11]\], differential voltage current conveyor \[[@B16], [@B10]\], current differencing buffered amplifier \[[@B17]\], current operational amplifier \[[@B7]\], and dual-X second-generation current conveyor \[[@B15], [@B2]\] have been reported. These reported filters reveal some useful features depending on the individual topology as summarized in [Table 1](#tab1){ref-type="table"}. The comparison between the proposed circuit and the previously reported circuits is based on the use of number of active elements, number of grounded passive components, and low input and high output impedance feature(s). In general, the input impedance should be lower in comparison to the output impedance to avoid loading problem while cascading such current-mode circuits to form larger system.

In this paper, a novel cascadable current-mode (CM) first-order all-pass filter is proposed. The circuit uses a dual-X second generation multioutput current conveyor (DX-MOCCII), a grounded resistor, and a grounded capacitor, which is ideal for IC implementation. The circuit offers low-input impedance and high-output impedance feature and also free from matching constraints. Nonideal gain and parasitic effects of the DX-MOCCII on the transfer function of the proposed filter are also analysed.

2. The Proposed Circuit {#sec2}
=======================

Dual-X second-generation current conveyor \[[@B19]\] is a useful and versatile active element, which has found several applications in analog signal processing \[[@B20]--[@B8]\]. The DX-MOCCII symbol is shown in [Figure 1](#fig1){ref-type="fig"} and is characterized by the following port relationships: $$\begin{matrix}
{\begin{bmatrix}
I_{Y} \\
V_{X +} \\
V_{X -} \\
I_{Z1 +} \\
I_{Z2 +} \\
I_{Z1 -} \\
I_{Z2 -} \\
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 \\
1 & 0 & 0 \\
{- 1} & 0 & 0 \\
0 & 1 & 0 \\
0 & {- 1} & 0 \\
0 & 0 & 1 \\
0 & 0 & 1 \\
\end{bmatrix}\begin{bmatrix}
V_{Y} \\
I_{X +} \\
I_{X -} \\
\end{bmatrix},} \\
\end{matrix}$$ where the suffixes refer to the respective terminals. The active element is characterized by high input impedance at the *Y* terminal, high output impedance at the *Z*1+, *Z*2+, *Z*1−, and *Z*2− terminals, and low impedance at the *X*+ and *X*− terminals.

The proposed current-mode (CM) first-order all-pass filter employing a DX-MOCCII, a grounded capacitor, and a grounded resistor is shown in [Figure 2](#fig2){ref-type="fig"}. Routine analysis of the circuit, using ([1](#EEq1){ref-type="disp-formula"}), yields the following transfer function: $$\begin{matrix}
{\frac{I_{\text{out}}}{I_{\text{in}}} = - \left( \frac{s - \left( {1/{CR}} \right)}{s + \left( {1/{CR}} \right)} \right).} \\
\end{matrix}$$

The frequency-dependent phase response of ([2](#EEq2){ref-type="disp-formula"}) is $$\begin{matrix}
{\Phi = - 2\,\tan^{- 1}\left( {\omega RC} \right).} \\
\end{matrix}$$ From ([3](#EEq3){ref-type="disp-formula"}), it can be seen that the proposed circuit can provide a phase shift between 0° and −180° at output terminal (*I* ~out~).

The salient features of the proposed circuit are the use of single active element, two grounded passive components, and providing low input and high output impedance. As all the passive components used are in grounded form, it is suitable for integrated circuit implementation and also reduces the associated parasitic effects \[[@B1]\].

By interchanging the resistor (*R*) with a capacitor (*C*) in [Figure 2](#fig2){ref-type="fig"}, an additional circuit can be derived from the proposed circuit. However, the use of capacitor at the *X*− terminal degrades the high frequency operation \[[@B3]\].

3. Nonideal Analysis and Parasitic Effects {#sec3}
==========================================

3.1. Non-Ideal Analysis {#sec3.1}
-----------------------

Taking the nonidealities of the DX-MOCCII into account, the port relationship of the voltage and current terminals of the active element can be rewritten as $$\begin{matrix}
{\begin{bmatrix}
I_{Y} \\
V_{X +} \\
V_{X -} \\
I_{Z1 +} \\
I_{Z2 +} \\
I_{Z1 -} \\
I_{Z2 -} \\
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 \\
\beta_{1} & 0 & 0 \\
{- \beta_{2}} & 0 & 0 \\
0 & \alpha_{1} & 0 \\
0 & {- \alpha_{2}} & 0 \\
0 & 0 & \alpha_{3} \\
0 & 0 & \alpha_{4} \\
\end{bmatrix}\begin{bmatrix}
V_{Y} \\
I_{X +} \\
I_{X -} \\
\end{bmatrix}.} \\
\end{matrix}$$ Here, *α* ~1~ and *α* ~2~ are the current transfer gains from *X*+ terminal to *Z*1+ and *Z*2+ terminals, *α* ~3~ and *α* ~4~ are the current transfer gains from *X*− terminal to *Z*1− and *Z*2− terminals, respectively, and *β* ~1~ and *β* ~2~ are the voltage transfer gains from input to *X*+ and *X*− terminals, respectively. More specifically, *α* ~1~ = (1 − *ε* ~1~),  *α* ~2~ = (1 − *ε* ~2~),  *α* ~3~ = (1 − *ε* ~3~),  *α* ~4~ = (1 − *ε* ~4~),  *β* ~1~ = (1 − *δ* ~1~), and *β* ~2~ = (1 − *δ* ~2~), where *ε* is the current transfer error (tracking error) and *δ* is the voltage transfer error (tracking error) of the DX-MOCCII. However, these transfer gains differ from unity by the voltage and current tracking errors of the DX-MOCCII.

The proposed circuit is reanalyzed by taking the tracking errors of the nonideal MO-DXCCII into account, and the modified current transfer function is given as $$\begin{matrix}
{\frac{I_{\text{out}}}{I_{\text{in}}} = - \alpha_{2}\alpha_{4}\left( \frac{s - \left( {{\beta_{2}\alpha_{1}}/{CR\alpha_{2}}} \right)}{s + \left( {{\beta_{2}\alpha_{3}}/{CR}} \right)} \right).} \\
\end{matrix}$$ Equation ([5](#EEq5){ref-type="disp-formula"}) reveals that the nonidealities do affect the filter gain and the pole frequency as well as the zero frequency. Assuming matched current transfer gains (*α* ~1~ and *α* ~3~) the phase characteristics would not be affected. The sensitivities of pole frequency (*ω* ~o~) and gain (*H*) with respect to active and passive components are derived from ([5](#EEq5){ref-type="disp-formula"}). These are as follows: $$\begin{matrix}
{S_{C,R}^{\omega_{o}} = - 1,\quad\quad S_{\alpha_{3},\beta_{2}}^{\omega_{o}} = 1,\quad\quad S_{\alpha_{1},\alpha_{2},\alpha_{4},\beta_{1}}^{\omega_{o}} = 0,} \\
{S_{C,R}^{H} = 0,\quad\quad S_{\alpha_{1},\alpha_{3},\beta_{1},\beta_{2}}^{H} = 0,\quad\quad S_{\alpha_{2},\alpha_{4}}^{H} = 1.} \\
\end{matrix}$$ From the results, it is evident that the sensitivities are within unity in magnitude, thus ensuring a low sensitivity performance.

3.2. Parasitic Effects {#sec3.2}
----------------------

Next study is carried on the effect of device parasitics on the performance of the proposed circuit. The various parasitics are a low value parasitic serial resistance *R* ~*X*~ at *X* the terminal *Y* exhibits a high value parasitic resistance *R* ~*Y*~ in parallel with low value capacitor *C* ~*Y*~, and the terminals *Z* exhibit a high value parasitic resistance *R* ~*Z*~ in parallel with low value capacitance *C* ~*Z*~. The main among these are the *Y* and *Z* terminals parasitic capacitances and the *X* terminal\'s parasitic resistances. A reanalysis of the proposed circuit yields the modified transfer function as $$\begin{matrix}
{\frac{I_{\text{out}}}{I_{\text{in}}} = - \left( \frac{sRC^{\prime} - sRC_{Z2 +} - 1}{s^{2}RR_{X}C^{\prime}C_{Z2 +} + s\left( {RC^{\prime} + R_{X}C^{\prime} + RC_{Z2 +}} \right) + 1} \right),} \\
\end{matrix}$$ where *C*′ = *C* + *C* ~*Z*1−~ + *C* ~*Z*1+~.

From ([7](#EEq7){ref-type="disp-formula"}), the effect of capacitance *C* ~*Z*2+~ becomes nonnegligible at very high frequencies. Most of the parasitic capacitances get absorbed with the external grounded capacitor, as are in shunt with it. Also the parasitic resistance gets absorbed with the external grounded resistor, as it is in series with it. Such a merger will cause a slight deviation in circuit parameters, which can be corrected by predistorting the passive element values used in the circuit.

4. Simulation Results {#sec4}
=====================

To demonstrate the performance of the proposed circuit, the PSPICE simulation program is used. In the simulation, the TSMC 0.35 **µ**m CMOS process parameters were used. The CMOS implementation of DX-MOCCII is shown in [Figure 3](#fig3){ref-type="fig"} \[[@B19]\]. The aspect ratios of the CMOS transistors of the DX-MOCCII are listed in [Table 2](#tab2){ref-type="table"}. DC supply voltages of ±1.8 V and biasing voltage of *V* ~*BB*~ = −0.7 V were used. The proposed circuit of [Figure 2](#fig2){ref-type="fig"} was designed with *R* = 1 kΩ and *C* = 25 pF to obtain a pole frequency of 6.36 MHz. The gain and phase responses are shown in [Figure 4](#fig4){ref-type="fig"}, where a phase shift of 90° at a pole frequency of 6.27 MHz is obtained, which is close to the theoretical designed value. The time-domain input and output responses of the circuit at the pole frequency are shown in [Figure 5](#fig5){ref-type="fig"}. Also, the Fourier spectrum of input signal and output signal is shown in [Figure 6](#fig6){ref-type="fig"}. Next, the amplitude of the input sinusoidal signal is varied from 0.1 **µ**A to 1000 **µ**A, and the total harmonic distortion (THD) curve is plotted at a pole frequency of 6.36 MHz and is shown in [Figure 7](#fig7){ref-type="fig"}.

5. Conclusion {#sec5}
=============

In this paper, a new current-mode cascadable all-pass filter is presented. The proposed circuit uses single DX-MOCCII, a grounded resistor, and a grounded capacitor, which is the minimum component realization for an active RC filter circuit. The circuit requires no matching constraints and low active and passive sensitivities and employs grounded passive components only, which makes it suitable for integrated circuit implementation. The circuit also exhibits the feature of low-input impedance and high-output impedance. The PSPICE simulation results of the proposed circuit are in good agreement with the theoretical results.

The authors are thankful to the academic editors for recommending this paper.
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###### 

Comparison of various current-mode all-pass filters.

  References                        No. of active elements   Single active element   No. of resistors and capacitors   All-grounded passive elements   Low input impedance   High output impedance   Component matching constraint
  --------------------------------- ------------------------ ----------------------- --------------------------------- ------------------------------- --------------------- ----------------------- -------------------------------
  Higashimura and Fukui \[[@B5]\]   1-CCII                   Yes                     4                                 No                              No                    Yes                     Yes
  Higashimura \[[@B4]\]             1-FTFN                   Yes                     3                                 No                              No                    No                      Yes
  Toker et al. \[[@B17]\]           1-CDBA                   Yes                     2                                 No                              No                    Yes                     No
  Maheshwari and Khan \[[@B11]\]    1-CCIII                  Yes                     2                                 No                              No                    No                      No
  Kilinç and Çam \[[@B7]\]          1-COA                    Yes                     2                                 No                              No                    Yes                     No
  Minaei and Ibrahim \[[@B16]\]     1-DVCC                   Yes                     3                                 No                              No                    Yes                     Yes
  Khan et al. \[[@B6]\]             2-MOCCII                 No                      2                                 Yes                             No                    Yes                     No
  Maheshwari \[[@B10]\]             1-DVCC                   Yes                     2                                 Yes                             No                    Yes                     No
  Minaei and Yuce \[[@B14]\]        2-DOCCII                 No                      2                                 Yes                             Yes                   Yes                     No
  Minaei and Yuce \[[@B15]\]        1-DXCCII                 Yes                     4                                 Yes                             No                    Yes                     Yes
  Beg et al. \[[@B2]\]              1-DX-MOCCII              Yes                     4                                 Yes                             No                    Yes                     Yes
  Proposed Circuit                  1-DX-MOCCII              Yes                     2                                 Yes                             Yes                   Yes                     No

###### 

Aspect ratios of the transistors.

  Transistors                 *W* (**µ**m)   *L* (**µ**m)
  --------------------------- -------------- --------------
  M~1~-M~2~                   1.4            0.7
  M~3~--M~5~                  2.8            0.7
  M~17~-M~18~                 2.4            0.7
  M~19~--M~21~                4.8            0.7
  M~6~--M~16~, M~22~--M~28~   9.6            0.7

[^1]: Academic Editors: D. S. Budimir and K. Dejhan
